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ABSTRACT
In this paper, a design approach for the high-level synthesis of programmable continuous-time baseband filters able to
achieve optimum trade-off among dynamic range, distortion behavior, mismatch tolerance and power/area consumptions
is presented. The proposed approach relies on building programming circuit elements as arrays of switchable unit cells
and defines the synthesis as a constrained optimization problem with both continuous and discrete variables, this last rep-
resenting the number of enabled cells of the arrays at each configuration. The cost function under optimization is, then,
defined as a weighted combination of performance indices which are estimated from macromodels of the circuit ele-
ments. The methodology has been implemented in MATLABTM and C++, and covers all the classical approximation
techniques for filters, most common circuit topologies (namely, ladder simulation and cascaded biquad realizations) and
both transconductance-C (Gm-C) and active-RC implementation approaches. The proposed synthesis strategy is illus-
trated with a programmable equal-ripple ladder Gm-C filter for a multi-band power-line communication modem.
Keywords: Low-power electronics, programmable filters, analog continuous-time filters, CAD tools for VLSI.
1. INTRODUCTION
Analog baseband filters are signal-conditioning circuits used at the analog interface of data converters in communication
transceivers for channel selection and (in some cases, adaptive) power level adjustment. Pushed by the increasing
demand on low-cost, high-performance microelectronic solutions, the current trend is to implement these filters in mono-
lithic form, embedded in fully-integrated mixed-signal transceiver realizations. Such system on a chip (SoC) solutions
for communication applications avoid the use of external passive components (e.g., high performance discrete filters are
no longer employed) and aim to provide a smaller form factor for the electronic appliance, as well as an overall reduction
on power consumption – primordial for battery-operated devices. In this scenario, the design of baseband filters may
become a challenging task if, as occurs with most recent wide-band communication standards, the objective of minimal
power consumption and/or chip area must be traded-off with tight requirements on dynamic range, selectivity, linearity,
or operation speed.
An optional, yet increasingly frequent, design feature of integrated baseband filters which further rises the complexity of
the synthesis task is programmability. Programmable filters must be able to satisfy different system-level specifications
upon the definition of a limited set of electrical variables and, therefore, they may constitute an efficient mean for saving
power and area consumptions in SoCs for communications. Application examples in which the programming capabilities
of baseband filters can be exploited are, for instance, in transceivers targeting different standards1,2 (e.g., in cellular
phones with capability for 2G and 3G services), in variable throughput data rate systems3, or in multi-carrier architec-
tures used for improving the communication reliability (e.g., in power line modems for home automation and Internet
access4). Because different configurations of programmable filters surely convey different minimal requirements for their
active building devices, programmability is usually combined with multi-mode power-adaptation strategies to reduce the
average current consumption of the filter.
A major difficulty on the implementation of programmable filters is to cope with non-ideal effects, such as parasitic poles
or variable loading conditions of the building blocks, which may substantially vary from one operation mode to another.
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This, together with the presumably design complexity (even for ungrouped realizations) makes the synthesis of program-
mable filters a matter which requires the application of proper circuit principles, a careful architecture selection process
and optimum transfer of system-level specifications to their building blocks. Bearing this in mind and taking into account
that it is vital to shrink as much as possible the SoC design’s time-to-market (specially in the communication arena), the
availability of high-level CAD tools for speeding up architectural exploration and block sizing, without actually going to
a transistor-level design, becomes strategically more and more relevant. This paper is, in fact, a contribution to this topic
and proposes a design methodology, developed in MATLABTM and C++, for the high-level synthesis of programmable
baseband filters (non-programmable single-spec structures constitute a subset within the design scope of the methodol-
ogy and, hence, they are also accepted for synthesis). At the time being, the implemented tool only covers continuous-
time realizations, namely, transconductance-C3,5,6 (Gm-C) and active-RC
1,7 techniques, but in the future will be
expanded to also cover anti-aliasing plus switched-capacitor (SC) filtering cascades.
The tool has been planned as a general design framework in that it provides software modules for solving, with certain
limitations, all the synthesis steps from system-level specifications to the optimized requirements for the building blocks.
This includes modules for the approximation, active network representation, and implementation problems. The
approach differs from other software packages which only cover partial aspects of the synthesis route, quite often non-
oriented to integrated realizations. In addition, the developed software package addresses most common circuit topolo-
gies, namely, ladder simulation and cascaded biquad realizations, outperforming other systems which only deal with
biquad-based synthesis8,9. Finally, it should be noted that the optimization process realized at the implementation mod-
ule may take into account, depending upon user choice, different metrics such as dynamic range, distortion behavior,
mismatch tolerance, systematic deviations on time- and frequency responses, and power/area consumptions, thus provid-
ing a complete control on the filter performance under all possible configurations.
For the sake of conciseness, the paper will exclusively focus on Gm-C techniques and ladder structures.
2. DESIGN PROBLEM AND PROGRAM DESCRIPTION
Assume a bank of filters such as the one consisting of four masks depicted by the way of example in Fig.1. Our primary
target is to design a single filter structure capable to meet, through programming, all filtering mask specifications. When-
ever needed, two or more filter structures will be designed to cover the whole set.
Solving this design problem means obtaining filter coefficients to cover the whole set of configurations. These coeffi-
cients must be realized through programmable components. The adopted strategy combines rough programming through
component switching (discrete) and fine tuning through electrical parameter control (continuous). The latter is applied to
capacitors, while the former is applied to transconductors. Important issues taken into account involve minimum degra-
dation of noise, dynamic range, ..., minimum area and minimum power consumption.
Unitary transconductors are used ready from the beginning. Pros include simpler design and tuning. Counters include
suboptimal scaling of the internal node voltages.
The program starts by defining the filter bank specs (Ap, As,ωp,ωs in Fig.1). First of all, a decision is made whether to use
only one structure for the whole set or several covering partially the set. Second, the filter architecture is selected; either
LC or cascaded biquad. Third, filter coefficients are obtained taking into account amplitude and noise scaling. State vari-
ables are employed to properly handle issues associated to noise, scaling, sensitivity, ... A statistical optimization process
F1 F2 F3 F4
Figure 1:  Example of a bank of filters.
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is used with the optimization objectives being placed on power, area, dynamic range... Fig.2 shows the flow diagram of
the process.
3. REPRESENTATION AND EVALUATION TECHNIQUES
3.1. State-space representation
If the option of filter implementation by ladder simulation is chosen, the filter coefficients mentioned in the previous sec-
tion take, conventionally, the form of a passive structure and the associated set of resistor, capacitor and inductor values.
Altogether, the dynamics of the circuit can be described by the following general matrix equation, derived from Kirch-
hoff’s,
(1)
where V is a vector which, in ther most general case, includes nodal voltages and branch currents, J is a vector which
denotes the input current source, and G, C and Γ are matrices whose elements are algebraic combinations of the passive
component values. If V only contains nodal voltages, C represents a capacitance matrix and Γ an inductance matrix. Oth-
erwise, if V is formed exclusively by branch currents, C and Γ represent, respectively, inductances and capacitances.
Start
Frequency and amplitude
characteristics of the bank
of filters
Optimization
Number of filters
to be grouped
Choose the circuit technique
Design of the filter
End
Yes
No
Estimation of the
characteristics
Perform
optimization
Yes
Figure 2: Flow diagram of the program.
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Now the question is how to infer from the above general description, a realizable active ladder and a convenient represen-
tation which allows an easy evaluation of filter performances. This problem has been solved in 15-17, where different
matrix decomposition methods have been proposed for building active ladders. Among these methods, we have consid-
ered in our tool, the so-called topological decomposition approach (that gives rise to standard leapfrog structures), and
the right-inverse decomposition approach (well-suited for band pass filters).
In the topological decomposition approach, the matrix Γ is factorized as
(2)
where D is a diagonal matrix, and therefore, Eq.1 can be written as
(3)
In right-inverse decomposition, Eq.1 takes the form
(4)
If we denote by X the vector,
(5)
both Eq.3 and Eq.4, can be expressed by the following extended state-space representation,
(6)
where A,B,C,E are matrices, D is a scalar, is the input signal and is the ourput signal. Hence the transfer function
of the filter is:
(7)
Namely, for the topological decomposition and the right-inverse decomposition approaches, the matrixes A and E are
described by Eq.8 and Eq.9, respectively,
(8)
(9)
Note that Eq.7 can directly mapped into a Gm-C structure based on simple integrators (as those in Fig.3) in such a way,
that matrix E represent capacitances, and matrix A and B transconductances. Interestingly, matrix E must be symmetric
because non-diagonal elements represent node-to-node coupling capacitors.
3.2. Amplitude scaling
Using the model from the Eq.6, the internal functions fican be computed. These functions are the transfer functions from
the input of the filter to the output of integrator i (xi) and are important for the calculation of the maximum signal level of
the filter. We can group all the components fi in a vector (Eq.10) and calculate the magnitudes at the internal nodes with
Eq.11.
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(10)
(11)
Once transfer function from the input to the internal nodes has been calculated, the filter can be scaled. Initial unscaled
variables from Eq.6 can be transformed on the mapped variables which are scaled by doing the state-
space representation is then transformed as follows.
(12)
There are two forms for amplitude scaling. The norm, that consist on doing all the internal node amplitudes equal by
scaling nodes impedances and the  norm,10that consist on doing
(13)
If we choose to scale the filter by the  norm, matrix T in the Eq.12 must be chosen as
(14)
on the other hand if the  norm is chosen to scale the filter matrix T must be chosen as
(15)
If we scale the filter with he or the we achieve a completely scaled filter but the transconductors become in a non
integer relation, hence for maintaining the integer relation between transconductors a completely scaled filter can not be
achieved instead off a semiscaled filter will be designed.
3.3. Scaling the filter maintaining an integer relation between transconductors
To perform an scaled filter maintaining an integer relation between transconductors we use a matrix T1 that must have
the following characteristic
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Figure 3: First order section using conventional transconductors.
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(16)
The T1 coefficients must approximate as much as possible to the coefficients of T of Eq.12. This approximation is not
unique. This allow to the designer to have a freedom degree for choosing the coefficients Mi and Ni.
In this point we must distinguish two cases: Filters whose matrix E is diagonal (There are not bidirectional capacitors)
and filters whose matrix E is not diagonal (there are bidirectional capacitors).
3.3.1. Matrix E diagonal.
Initially all the elements of the matrix A are ones (except in many cases the coefficients that are provided by the transfor-
mation of the resistors at the source and load, but this resistors can be chosen in an integer relation) and in the case of LC
ladder filters, this matrix have a maximum of three elements per row (band-pass ladders). Hence the matrix A at the first
represents an incidence matrix. When the transform matrix T1 is applied the elements of the matrix A are transformed as
follow
(17)
while the elements of the matrix E are not altered. Hence, to achieve a integer relation between transconductors the ele-
ments of the transformed matrix (ASCAL) must be multiplied by the least common multiple of the that have non
zeros in the column j. This multiplication must be done in the matrix E too because the unitary frequency of the integra-
tors must be unaltered.
3.3.2. Matrix E not diagonal
When the matrix E is not diagonal, after scaling, the elements that are not in the diagonal are transformed as follow
(18)
As in Section.3.3.1 for obtaining an integer relation between the transconductors each row must be multiplied by a factor.
If we denote this factor as α for ith row and β for jth row the total transformation for the matrix E is
(19)
Like this two elements represent bidirectional capacitors they must be equal. If they are not equal a new multiplication
must be performed to satisfy this condition. This involves that ith row and jth row are interrelated. This interrelation does
not exit when the E matrix is diagonal. In that case each row is only related by itself.
3.4. Noise scaling
The noise due to a transconductor can be modeled by a current source connected at the output of the transconductor as
shown in Fig.4 where is the noise factor of the transconductor which depends on the transconductor structure and typ-
ically has a value larger than 1.
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Figure 4: Equivalent noise source of a transconductor.
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The spectral density of the output noise due to the transconductors is11,12
(20)
where is the transfer function from the input of transconductor where i denotes de node of the filter and l the
transconductor connected to node i. The output noise mean-squared value is
(21)
where is the output noise produced by each node of the filter. This noise is proportional to the inverse of the sum of
the transconductors as follow
(22)
where and are the transconductance and the bias current of the ith stage and is a constant set by the cir-
cuit topology. If we group  in a vector G
(23)
Using Eq.6, G can be computed as
(24)
A possible optimization for the noise is to minimize the noise with a constant total bias . This can be done with the
following relation
(25)
where
(26)
Thus for the lowest at a fixed all the should be scaled to the contribute the same noise to the filter
output per unit bias current. Ideally, the optimum scale factor is3
(27)
This value is not usually an integer number, hence we must choose an integer value which will be close to the proportion-
ate by Eq.27. The choice of this integer value is a new freedom degree for the designer.
In case of filters whose E matrix is not diagonal, As there are rows that are interrelated, noise scaling only will be per-
formed in the not interrelated rows.
This values for noise scaling can be introduced in a vector denoted by noise_scal.
3.5. Others characteristics to take into account
Many other characteristic must be taken into account like sensitivity to parameter variation or non-ideal effects of inte-
grators blocks this characteristics are describes in13,14.
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3.6. Performing optimization
In section.3.3 and section.3.4 we have seen that the designer has a relative freedom degree for the choice of the coeffi-
cients M,N and noise_scal for obtaining space state matrices that permit the use of unitary transconductors. Hence this
coefficients can be introduced in an optimization algorithm. For doing this optimization, a simulated annealing algorithm
ca be used.
3.6.1. Simulated annealing algorithm (SA)
SA is an effective and commonly optimization algorithm used to solve non linear optimization problems18. The principal
idea of this algorithm is presented in Fig.5. For example, starting in state i the new state K1 is accepted, but the new state
K2 is only accepted with a certain probability. The probability of accepting worse states is high at the beginning and
decreases when a parameter denoted Temperature decreases. It can be shown that the algorithm will find, under certain
condition, the global minimum and not get stuck in a local minimum. SA has been chosen because most of the optimiza-
tion methods get stuck in a local minimum so they are very sensible to the starting point. This not happens in SA
although is good to start with a starting point close to the minimum.
A general formulation for the optimization problem is
min f(x) subject to Cki(x)=0; Cui(x)<0 (28)
where ε is a finite sets of indices. The function f is denoted as the objective function or the cost function and the functions
Ck and Cu are the constrains of the function f.
3.7. Our optimization problem
Our minimization problem consists on to minimize a cost function which must defined by the designer and can depend
of: power consumption, area, linearity, DR..., and constrained principally by
(29)
where the transformation matrix T1 is defined in Eq.16 and noise_scal is defined in Section.3.4. Other constrains can be
defined too, for example the maximum node voltage. In this case the node voltages are the coefficients of the vector y in
Eq.29. Our vector x is defined as
(30)
The initial value of the vector xis chosen so that constrains will be satisfied, taking into account amplitude and noise scal-
ing (section.3.2 and section.3.4).
f(X)
a b
Global minimum
Local minimum
Current solution X(i)
If solution X(i+1)
is not better, it may
be randomly accepted
If solution X(i-1) is
better, it is always
accepted
X
Figure 5: Principle of simulated annealing.
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4. DESIGN EXAMPLE USING OPTIMIZATION
The proposed design is a 5 order band-pass Tchebycheb filter with a ripple of 0.188 dB a centre frequency of 9.63 MHz
a band with of 3.8 MHz and noise specifications of -120 dBm in band and -135 dBm out or band. The only constrain for
the proposed is that the internal nodes magnitude must be belong .The cost function has been defined as follow
(31)
In this cost function Power and Power0 denote the power at x and the power at xo. CTotal, and CTotal0 denote the total
capacitance at x and x0 and maxnodes denote the maximum internal nodes magnitude of the filter. This cost function
intends to minimize the area, power and the internal nodes magnitude. Internal nodes magnitude has a weight of
because we want to minimize at first of all power and area. As it was said in the previous section these cost function and
constrains must be defined by the designer and will depend on each particular design.
The proposed characteristic of the transconductor is shown in Table 1 where is the current efficiency of the transcon-
ductor and is defined as
(32)
and  is the current consumption of the transconductor. The power consumption can be estimated hence as
(33)
where Vdd is the supply voltage.
In Fig.6 it can be seen the conceptual schematic of the single ended version of the filter and in Table 2 we can see the
number of unitary transconductor connected at each node after optimization is applied.
The value of the unitary transconductor is
Table 2: Unitary transconductors and capacitors in the filter
i gm1i gm2i gm3i gm4i  (pF)  (pF)
1 11 9 3 3 5.12 5.21
2 17 19 6 4 8.21 10.60
3 17 15 4 3 9.12 7.53
4 17 15 4 3 8.64 7.95
5 11 12 6 4 5.12 6.95
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Table 1Characteristics of the transconductor
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(34)
Principal characteristics of the filter before and after optimization are shown in Table 3.it can be observed that the
improve in power and area is about 35%. This improve in power an area is performed at the cost of increasing the internal
nodes magnitude (1.36 vs. 1.07 V). If internal nodes magnitude are needed to be smaller, the designer has two options, to
add a constrain which limit the internal nodes magnitude more than in the example design or put into the cost function a
bigger weight that penalizes higher internal nodes magnitude (Eq.31).
5. CONCLUSIONS
A program for the design of continuous time programmable analog filters has been presented. The program uses a Simu-
lated Annealing algorithm to optimize the filter characteristics. Using this program a five order Tchebycheb bandpass fil-
ter has been designed obtaining an improve at the system level about of 35% in power and area consumption compared
with the initial design.
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Table 3 Comparison of the filters before and after the optimization
Filter before
optimization
Filter after
optimization
43 mW 27.6mW
119 pF 74.4 pF
1.07 V 1.36V
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Figure 6: Conceptual schematic of the filter
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Figure 7: Magnitude of the designed filter Figure 7: Spectral density of noise and noise produced by
each node
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